<?xml version="1.0" encoding="UTF-8" ?>
<oai_dc:dc schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Example of a TMR system with Spare</dc:title>
<dc:creator>Gracia Morán, Joaquín</dc:creator>
<dc:contributor>Universitat Politècnica de València. Escola Tècnica Superior d'Enginyeria Informàtica</dc:contributor>
<dc:subject>Fault tolerance</dc:subject>
<dc:subject>Dynamic hardware redundancy</dc:subject>
<dc:subject>ARQUITECTURA Y TECNOLOGIA DE COMPUTADORES</dc:subject>
<dc:description>This video describe briefly the types of hardware redundancy, and shows the behaviour of a TMR system with spare.</dc:description>
<dc:description>https://media.upv.es/player/?id=9a7e02cb-b056-4ca2-971e-3bdc9262bc4f</dc:description>
<dc:description>Gracia Morán, J. (2013). Example of a TMR system with Spare. http://hdl.handle.net/10251/32005</dc:description>
<dc:date>2013-09-12</dc:date>
<dc:type>Objeto de aprendizaje</dc:type>
<dc:identifier>http://hdl.handle.net/10251/32005</dc:identifier>
<dc:language>eng</dc:language>
<dc:rights>http://rightsstatements.org/vocab/InC/1.0/</dc:rights>
<dc:rights>info:eu-repo/semantics/openAccess</dc:rights>
<dc:publisher>Universitat Politècnica de València</dc:publisher>
</oai_dc:dc>
<?xml version="1.0" encoding="UTF-8" ?>
<rdf:RDF schemaLocation="http://www.w3.org/1999/02/22-rdf-syntax-ns# http://www.europeana.eu/schemas/edm">
<edm:ProvidedCHO about="http://hdl.handle.net/10251/32005">
<dc:title>Example of a TMR system with Spare</dc:title>
<dc:creator>Gracia Morán, Joaquín</dc:creator>
<dc:contributor>Universitat Politècnica de València. Escola Tècnica Superior d'Enginyeria Informàtica</dc:contributor>
<dc:subject>Fault tolerance</dc:subject>
<dc:subject>Dynamic hardware redundancy</dc:subject>
<dc:subject>ARQUITECTURA Y TECNOLOGIA DE COMPUTADORES</dc:subject>
<dc:description>This video describe briefly the types of hardware redundancy, and shows the behaviour of a TMR system with spare.</dc:description>
<dcterms:issued>2013-09-12</dcterms:issued>
<dc:type>Objeto de aprendizaje</dc:type>
<dc:identifier>http://hdl.handle.net/10251/32005</dc:identifier>
<dc:language>eng</dc:language>
<dc:publisher>Universitat Politècnica de València</dc:publisher>
<edm:type>VIDEO</edm:type>
</edm:ProvidedCHO>
<ore:Aggregation about="http://hdl.handle.net/10251/32005">
<edm:dataProvider>Riunet (Universitat Politècnica de València)</edm:dataProvider>
<edm:provider>Hispana</edm:provider>
</ore:Aggregation>
<edm:WebResource about="https://riunet.upv.es/bitstream/10251/32005/2/polithumb.jpg">
</edm:WebResource>
<edm:WebResource about="https://media.upv.es/player/?id=9a7e02cb-b056-4ca2-971e-3bdc9262bc4f">
</edm:WebResource>
</rdf:RDF>
<?xml version="1.0" encoding="UTF-8" ?>
<europeana:record schemaLocation="http://www.europeana.eu/schemas/ese/ http://www.europeana.eu/schemas/ese/ESE-V3.4.xsd">
<dc:title>Example of a TMR system with Spare</dc:title>
<dc:creator>Gracia Morán, Joaquín</dc:creator>
<dc:contributor>Universitat Politècnica de València. Escola Tècnica Superior d'Enginyeria Informàtica</dc:contributor>
<dc:subject>Fault tolerance</dc:subject>
<dc:subject>Dynamic hardware redundancy</dc:subject>
<dc:subject>ARQUITECTURA Y TECNOLOGIA DE COMPUTADORES</dc:subject>
<dc:description>This video describe briefly the types of hardware redundancy, and shows the behaviour of a TMR system with spare.</dc:description>
<dcterms:issued>2013-09-12</dcterms:issued>
<dc:type>Objeto de aprendizaje</dc:type>
<dc:identifier>http://hdl.handle.net/10251/32005</dc:identifier>
<dc:language>eng</dc:language>
<dc:rights>http://rightsstatements.org/vocab/InC/1.0/</dc:rights>
<dc:rights>info:eu-repo/semantics/openAccess</dc:rights>
<dc:publisher>Universitat Politècnica de València</dc:publisher>
<europeana:object>https://riunet.upv.es/bitstream/10251/32005/2/polithumb.jpg</europeana:object>
<europeana:provider>Hispana</europeana:provider>
<europeana:type>TEXT</europeana:type>
<europeana:rights>http://www.europeana.eu/rights/rr-f/</europeana:rights>
<europeana:dataProvider>Universitat Politècnica de València</europeana:dataProvider>
<europeana:isShownAt>http://hdl.handle.net/10251/32005</europeana:isShownAt>
</europeana:record>