<?xml version="1.0" encoding="UTF-8" ?>
<oai_dc:dc schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>±0.25 V Class-AB CMOS capacitance multiplier and precision rectifiers</dc:title>
<dc:creator>Pourashraf, Shirin</dc:creator>
<dc:creator>Ramírez-Angulo, Jaime</dc:creator>
<dc:creator>Hinojo Montero, José María</dc:creator>
<dc:creator>González Carvajal, Ramón</dc:creator>
<dc:creator>0000-0001-7629-0305</dc:creator>
<dc:contributor>Universidad Pública de Navarra. Departamento de Ingeniería Eléctrica y Electrónica</dc:contributor>
<dc:contributor>Nafarroako Unibertsitate Publikoa. Ingeniaritza Elektrikoa, Elektronikoa eta Telekomunikazio Ingeniaritza Saila</dc:contributor>
<dc:subject>Class-AB current mirror</dc:subject>
<dc:subject>Capacitance multiplier</dc:subject>
<dc:subject>Low supply voltage</dc:subject>
<dc:subject>Precision rectifiers</dc:subject>
<dc:description>Reduction of minimum supply requirements is a crucial aspect to decrease the power consumption in VLSI systems. A high performance capacitance multiplier able to operate with supplies as low as ±0.25 V is presented. It is based on adaptively biased class-AB current mirrors which provide high current efficiency. Measurement results of a factor 11 capacitance multiplier fabricated in 180 nm CMOS technology verify theoretical claims. Moreover, low-voltage precision rectifiers based on the same class-AB current mirrors are designed and fabricated in the same CMOS process. They generate output currents over 100 times larger than the quiescent current. Both proposed circuits have 300 nW static power dissipation when operating with ±0.25 V supplies.</dc:description>
<dc:description>This work was supported by the Spanish National Research Agency under Grant TEC2016-80396-C2 (AEI/FEDER)</dc:description>
<dc:date>2019</dc:date>
<dc:type>info:eu-repo/semantics/article</dc:type>
<dc:type>info:eu-repo/semantics/acceptedVersion</dc:type>
<dc:identifier>S. Pourashraf, J. Ramírez-Angulo, J. M. Hinojo Montero, R. González-Carvajal and A. J. Lopez-Martin, "±0.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 4, pp. 830-842, April 2019, doi: 10.1109/TVLSI.2018.2881249.</dc:identifier>
<dc:identifier>1557-9999</dc:identifier>
<dc:identifier>https://hdl.handle.net/2454/41929</dc:identifier>
<dc:identifier>10.1109/TVLSI.2018.2881249</dc:identifier>
<dc:language>eng</dc:language>
<dc:relation>IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, NO. 4, april 2019</dc:relation>
<dc:relation>info:eu-repo/grantAgreement/AEI/Plan Estatal de Investigación Científica y Técnica y de Innovación 2013-2016/TEC2016-80396-C2</dc:relation>
<dc:relation>http://doi.org/10.1109/TVLSI.2018.2881249</dc:relation>
<dc:rights>© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other work.</dc:rights>
<dc:rights>Acceso abierto / Sarbide irekia</dc:rights>
<dc:rights>info:eu-repo/semantics/openAccess</dc:rights>
<dc:format>application/pdf</dc:format>
<dc:publisher>IEEE</dc:publisher>
</oai_dc:dc>
<?xml version="1.0" encoding="UTF-8" ?>
<d:DIDL schemaLocation="urn:mpeg:mpeg21:2002:02-DIDL-NS http://standards.iso.org/ittf/PubliclyAvailableStandards/MPEG-21_schema_files/did/didl.xsd">
<d:Item id="hdl_2454_41929">
<d:Descriptor>
<d:Statement mimeType="application/xml; charset=utf-8">
<dii:Identifier schemaLocation="urn:mpeg:mpeg21:2002:01-DII-NS http://standards.iso.org/ittf/PubliclyAvailableStandards/MPEG-21_schema_files/dii/dii.xsd">urn:hdl:2454/41929</dii:Identifier>
</d:Statement>
</d:Descriptor>
<d:Descriptor>
<d:Statement mimeType="application/xml; charset=utf-8">
<oai_dc:dc schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>±0.25 V Class-AB CMOS capacitance multiplier and precision rectifiers</dc:title>
<dc:contributor>Universidad Pública de Navarra. Departamento de Ingeniería Eléctrica y Electrónica</dc:contributor>
<dc:contributor>Nafarroako Unibertsitate Publikoa. Ingeniaritza Elektrikoa, Elektronikoa eta Telekomunikazio Ingeniaritza Saila</dc:contributor>
<dc:subject>Class-AB current mirror</dc:subject>
<dc:subject>Capacitance multiplier</dc:subject>
<dc:subject>Low supply voltage</dc:subject>
<dc:subject>Precision rectifiers</dc:subject>
<dc:description>Reduction of minimum supply requirements is a crucial aspect to decrease the power consumption in VLSI systems. A high performance capacitance multiplier able to operate with supplies as low as ±0.25 V is presented. It is based on adaptively biased class-AB current mirrors which provide high current efficiency. Measurement results of a factor 11 capacitance multiplier fabricated in 180 nm CMOS technology verify theoretical claims. Moreover, low-voltage precision rectifiers based on the same class-AB current mirrors are designed and fabricated in the same CMOS process. They generate output currents over 100 times larger than the quiescent current. Both proposed circuits have 300 nW static power dissipation when operating with ±0.25 V supplies.</dc:description>
<dc:date>2019</dc:date>
<dc:type>Artículo / Artikulua</dc:type>
<dc:type>info:eu-repo/semantics/article</dc:type>
<dc:identifier>S. Pourashraf, J. Ramírez-Angulo, J. M. Hinojo Montero, R. González-Carvajal and A. J. Lopez-Martin, "±0.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 4, pp. 830-842, April 2019, doi: 10.1109/TVLSI.2018.2881249.</dc:identifier>
<dc:identifier>1557-9999</dc:identifier>
<dc:identifier>https://hdl.handle.net/2454/41929</dc:identifier>
<dc:identifier>10.1109/TVLSI.2018.2881249</dc:identifier>
<dc:language>eng</dc:language>
<dc:relation>IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, NO. 4, april 2019</dc:relation>
<dc:relation>info:eu-repo/grantAgreement/AEI/Plan Estatal de Investigación Científica y Técnica y de Innovación 2013-2016/TEC2016-80396-C2</dc:relation>
<dc:relation>http://doi.org/10.1109/TVLSI.2018.2881249</dc:relation>
<dc:rights>Acceso abierto / Sarbide irekia</dc:rights>
<dc:rights>info:eu-repo/semantics/openAccess</dc:rights>
<dc:rights>© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other work.</dc:rights>
<dc:publisher>IEEE</dc:publisher>
</oai_dc:dc>
</d:Statement>
</d:Descriptor>
<d:Component id="2454_41929_3">
</d:Component>
</d:Item>
</d:DIDL>
<?xml version="1.0" encoding="UTF-8" ?>
<dim:dim schemaLocation="http://www.dspace.org/xmlns/dspace/dim http://www.dspace.org/schema/dim.xsd">
<dim:field authority="a03e2433-bd2e-4b8a-be1c-50de5abe0656" confidence="600" element="creator" lang="es_ES" mdschema="dc">Pourashraf, Shirin</dim:field>
<dim:field authority="a03e2433-bd2e-4b8a-be1c-50de5abe0656" confidence="600" element="creator" lang="es_ES" mdschema="dc">Ramírez-Angulo, Jaime</dim:field>
<dim:field authority="a03e2433-bd2e-4b8a-be1c-50de5abe0656" confidence="600" element="creator" lang="es_ES" mdschema="dc">Hinojo Montero, José María</dim:field>
<dim:field authority="a03e2433-bd2e-4b8a-be1c-50de5abe0656" confidence="600" element="creator" lang="es_ES" mdschema="dc">González Carvajal, Ramón</dim:field>
<dim:field authority="a03e2433-bd2e-4b8a-be1c-50de5abe0656" confidence="600" element="creator" lang="es_ES" mdschema="dc">López Martín, Antonio</dim:field>
<dim:field element="date" mdschema="dc" qualifier="issued">2019</dim:field>
<dim:field element="identifier" lang="en" mdschema="dc" qualifier="citation">S. Pourashraf, J. Ramírez-Angulo, J. M. Hinojo Montero, R. González-Carvajal and A. J. Lopez-Martin, "±0.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 4, pp. 830-842, April 2019, doi: 10.1109/TVLSI.2018.2881249.</dim:field>
<dim:field element="identifier" mdschema="dc" qualifier="issn">1557-9999</dim:field>
<dim:field element="identifier" mdschema="dc" qualifier="uri">https://hdl.handle.net/2454/41929</dim:field>
<dim:field element="identifier" mdschema="dc" qualifier="doi">10.1109/TVLSI.2018.2881249</dim:field>
<dim:field element="description" lang="en" mdschema="dc" qualifier="abstract">Reduction of minimum supply requirements is a crucial aspect to decrease the power consumption in VLSI systems. A high performance capacitance multiplier able to operate with supplies as low as ±0.25 V is presented. It is based on adaptively biased class-AB current mirrors which provide high current efficiency. Measurement results of a factor 11 capacitance multiplier fabricated in 180 nm CMOS technology verify theoretical claims. Moreover, low-voltage precision rectifiers based on the same class-AB current mirrors are designed and fabricated in the same CMOS process. They generate output currents over 100 times larger than the quiescent current. Both proposed circuits have 300 nW static power dissipation when operating with ±0.25 V supplies.</dim:field>
<dim:field element="description" lang="en" mdschema="dc" qualifier="provenance">Submitted by ANTONIO JESUS LOPEZ MARTIN (antonio.lopez@unavarra.es) on 2022-01-24T15:14:43Z No. of bitstreams: 1 08573900Shirin.pdf: 6357530 bytes, checksum: 26793c45fb8b2f5003936dd42f374956 (MD5)</dim:field>
<dim:field element="description" lang="en" mdschema="dc" qualifier="provenance">Made available in DSpace on 2022-01-24T15:14:43Z (GMT). No. of bitstreams: 1 08573900Shirin.pdf: 6357530 bytes, checksum: 26793c45fb8b2f5003936dd42f374956 (MD5) Previous issue date: 2019</dim:field>
<dim:field element="description" lang="en" mdschema="dc" qualifier="sponsorship">This work was supported by the Spanish National Research Agency under Grant TEC2016-80396-C2 (AEI/FEDER)</dim:field>
<dim:field element="format" lang="en" mdschema="dc" qualifier="mimetype">application/pdf</dim:field>
<dim:field element="language" lang="en" mdschema="dc" qualifier="iso">eng</dim:field>
<dim:field element="publisher" lang="en" mdschema="dc">IEEE</dim:field>
<dim:field element="relation" lang="eng" mdschema="dc" qualifier="ispartof">IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, NO. 4, april 2019</dim:field>
<dim:field element="relation" lang="en" mdschema="dc" qualifier="projectID">info:eu-repo/grantAgreement/AEI/Plan Estatal de Investigación Científica y Técnica y de Innovación 2013-2016/TEC2016-80396-C2</dim:field>
<dim:field element="relation" mdschema="dc" qualifier="publisherversion">http://doi.org/10.1109/TVLSI.2018.2881249</dim:field>
<dim:field element="rights" lang="en" mdschema="dc">© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other work.</dim:field>
<dim:field element="rights" lang="es" mdschema="dc" qualifier="accessRights">Acceso abierto / Sarbide irekia</dim:field>
<dim:field element="rights" lang="en" mdschema="dc" qualifier="accessRights">info:eu-repo/semantics/openAccess</dim:field>
<dim:field element="subject" lang="en" mdschema="dc">Class-AB current mirror</dim:field>
<dim:field element="subject" lang="en" mdschema="dc">Capacitance multiplier</dim:field>
<dim:field element="subject" lang="en" mdschema="dc">Low supply voltage</dim:field>
<dim:field element="subject" lang="en" mdschema="dc">Precision rectifiers</dim:field>
<dim:field element="title" lang="en" mdschema="dc">±0.25 V Class-AB CMOS capacitance multiplier and precision rectifiers</dim:field>
<dim:field element="type" lang="es" mdschema="dc">Artículo / Artikulua</dim:field>
<dim:field element="type" lang="en" mdschema="dc">info:eu-repo/semantics/article</dim:field>
<dim:field element="type" lang="es" mdschema="dc" qualifier="version">Versión aceptada / Onetsi den bertsioa</dim:field>
<dim:field element="type" lang="en" mdschema="dc" qualifier="version">info:eu-repo/semantics/acceptedVersion</dim:field>
<dim:field element="contributor" lang="es_ES" mdschema="dc" qualifier="department">Universidad Pública de Navarra. Departamento de Ingeniería Eléctrica y Electrónica</dim:field>
<dim:field element="contributor" lang="eu" mdschema="dc" qualifier="department">Nafarroako Unibertsitate Publikoa. Ingeniaritza Elektrikoa, Elektronikoa eta Telekomunikazio Ingeniaritza Saila</dim:field>
</dim:dim>
<?xml version="1.0" encoding="UTF-8" ?>
<rdf:RDF schemaLocation="http://www.w3.org/1999/02/22-rdf-syntax-ns# http://www.europeana.eu/schemas/edm">
<edm:ProvidedCHO about="https://hdl.handle.net/2454/41929">
<dc:title>±0.25 V Class-AB CMOS capacitance multiplier and precision rectifiers</dc:title>
<dc:creator>Pourashraf, Shirin</dc:creator>
<dc:creator>Ramírez-Angulo, Jaime</dc:creator>
<dc:creator>Hinojo Montero, José María</dc:creator>
<dc:creator>González Carvajal, Ramón</dc:creator>
<dc:creator>López Martín, Antonio</dc:creator>
<dc:contributor>Universidad Pública de Navarra. Departamento de Ingeniería Eléctrica y Electrónica</dc:contributor>
<dc:contributor>Nafarroako Unibertsitate Publikoa. Ingeniaritza Elektrikoa, Elektronikoa eta Telekomunikazio Ingeniaritza Saila</dc:contributor>
<dc:subject>Class-AB current mirror</dc:subject>
<dc:subject>Capacitance multiplier</dc:subject>
<dc:subject>Low supply voltage</dc:subject>
<dc:subject>Precision rectifiers</dc:subject>
<dc:description>Reduction of minimum supply requirements is a crucial aspect to decrease the power consumption in VLSI systems. A high performance capacitance multiplier able to operate with supplies as low as ±0.25 V is presented. It is based on adaptively biased class-AB current mirrors which provide high current efficiency. Measurement results of a factor 11 capacitance multiplier fabricated in 180 nm CMOS technology verify theoretical claims. Moreover, low-voltage precision rectifiers based on the same class-AB current mirrors are designed and fabricated in the same CMOS process. They generate output currents over 100 times larger than the quiescent current. Both proposed circuits have 300 nW static power dissipation when operating with ±0.25 V supplies.</dc:description>
<dc:date>2019</dc:date>
<dc:type>Artículo / Artikulua</dc:type>
<dc:type>info:eu-repo/semantics/article</dc:type>
<dc:identifier>S. Pourashraf, J. Ramírez-Angulo, J. M. Hinojo Montero, R. González-Carvajal and A. J. Lopez-Martin, "±0.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 4, pp. 830-842, April 2019, doi: 10.1109/TVLSI.2018.2881249.</dc:identifier>
<dc:identifier>1557-9999</dc:identifier>
<dc:identifier>https://hdl.handle.net/2454/41929</dc:identifier>
<dc:identifier>10.1109/TVLSI.2018.2881249</dc:identifier>
<dc:language>eng</dc:language>
<dc:relation>IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, NO. 4, april 2019</dc:relation>
<dc:relation>info:eu-repo/grantAgreement/AEI/Plan Estatal de Investigación Científica y Técnica y de Innovación 2013-2016/TEC2016-80396-C2</dc:relation>
<dc:relation>http://doi.org/10.1109/TVLSI.2018.2881249</dc:relation>
<dc:publisher>IEEE</dc:publisher>
<edm:type>TEXT</edm:type>
</edm:ProvidedCHO>
<ore:Aggregation about="https://hdl.handle.net/2454/41929">
<edm:dataProvider>Academica-e. Repositorio institucional de la Universidad Pública de Navarra</edm:dataProvider>
<edm:provider>Hispana</edm:provider>
</ore:Aggregation>
<edm:WebResource about="https://academica-e.unavarra.es/xmlui/bitstream/2454/41929/3/Pourashraf_ClassCmos.pdf">
</edm:WebResource>
</rdf:RDF>
<?xml version="1.0" encoding="UTF-8" ?>
<thesis schemaLocation="http://www.ndltd.org/standards/metadata/etdms/1.0/ http://www.ndltd.org/standards/metadata/etdms/1.0/etdms.xsd">
<title>±0.25 V Class-AB CMOS capacitance multiplier and precision rectifiers</title>
<contributor>Universidad Pública de Navarra. Departamento de Ingeniería Eléctrica y Electrónica</contributor>
<contributor>Nafarroako Unibertsitate Publikoa. Ingeniaritza Elektrikoa, Elektronikoa eta Telekomunikazio Ingeniaritza Saila</contributor>
<subject>Class-AB current mirror</subject>
<subject>Capacitance multiplier</subject>
<subject>Low supply voltage</subject>
<subject>Precision rectifiers</subject>
<description>Reduction of minimum supply requirements is a crucial aspect to decrease the power consumption in VLSI systems. A high performance capacitance multiplier able to operate with supplies as low as ±0.25 V is presented. It is based on adaptively biased class-AB current mirrors which provide high current efficiency. Measurement results of a factor 11 capacitance multiplier fabricated in 180 nm CMOS technology verify theoretical claims. Moreover, low-voltage precision rectifiers based on the same class-AB current mirrors are designed and fabricated in the same CMOS process. They generate output currents over 100 times larger than the quiescent current. Both proposed circuits have 300 nW static power dissipation when operating with ±0.25 V supplies.</description>
<date>2019</date>
<type>Artículo / Artikulua</type>
<type>info:eu-repo/semantics/article</type>
<identifier>S. Pourashraf, J. Ramírez-Angulo, J. M. Hinojo Montero, R. González-Carvajal and A. J. Lopez-Martin, "±0.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 4, pp. 830-842, April 2019, doi: 10.1109/TVLSI.2018.2881249.</identifier>
<identifier>1557-9999</identifier>
<identifier>https://hdl.handle.net/2454/41929</identifier>
<identifier>10.1109/TVLSI.2018.2881249</identifier>
<language>eng</language>
<relation>IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, NO. 4, april 2019</relation>
<relation>info:eu-repo/grantAgreement/AEI/Plan Estatal de Investigación Científica y Técnica y de Innovación 2013-2016/TEC2016-80396-C2</relation>
<relation>http://doi.org/10.1109/TVLSI.2018.2881249</relation>
<rights>Acceso abierto / Sarbide irekia</rights>
<rights>info:eu-repo/semantics/openAccess</rights>
<rights>© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other work.</rights>
<publisher>IEEE</publisher>
</thesis>
<?xml version="1.0" encoding="UTF-8" ?>
<record schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd">
<leader>00925njm 22002777a 4500</leader>
<datafield ind1=" " ind2=" " tag="042">
<subfield code="a">dc</subfield>
</datafield>
<datafield ind1=" " ind2=" " tag="720">
<subfield code="a">Pourashraf, Shirin</subfield>
<subfield code="e">author</subfield>
</datafield>
<datafield ind1=" " ind2=" " tag="720">
<subfield code="a">Ramírez-Angulo, Jaime</subfield>
<subfield code="e">author</subfield>
</datafield>
<datafield ind1=" " ind2=" " tag="720">
<subfield code="a">Hinojo Montero, José María</subfield>
<subfield code="e">author</subfield>
</datafield>
<datafield ind1=" " ind2=" " tag="720">
<subfield code="a">González Carvajal, Ramón</subfield>
<subfield code="e">author</subfield>
</datafield>
<datafield ind1=" " ind2=" " tag="720">
<subfield code="a">López Martín, Antonio</subfield>
<subfield code="e">author</subfield>
</datafield>
<datafield ind1=" " ind2=" " tag="260">
<subfield code="c">2019</subfield>
</datafield>
<datafield ind1=" " ind2=" " tag="520">
<subfield code="a">Reduction of minimum supply requirements is a crucial aspect to decrease the power consumption in VLSI systems. A high performance capacitance multiplier able to operate with supplies as low as ±0.25 V is presented. It is based on adaptively biased class-AB current mirrors which provide high current efficiency. Measurement results of a factor 11 capacitance multiplier fabricated in 180 nm CMOS technology verify theoretical claims. Moreover, low-voltage precision rectifiers based on the same class-AB current mirrors are designed and fabricated in the same CMOS process. They generate output currents over 100 times larger than the quiescent current. Both proposed circuits have 300 nW static power dissipation when operating with ±0.25 V supplies.</subfield>
</datafield>
<datafield ind1="8" ind2=" " tag="024">
<subfield code="a">S. Pourashraf, J. Ramírez-Angulo, J. M. Hinojo Montero, R. González-Carvajal and A. J. Lopez-Martin, "±0.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 4, pp. 830-842, April 2019, doi: 10.1109/TVLSI.2018.2881249.</subfield>
</datafield>
<datafield ind1="8" ind2=" " tag="024">
<subfield code="a">1557-9999</subfield>
</datafield>
<datafield ind1="8" ind2=" " tag="024">
<subfield code="a">https://hdl.handle.net/2454/41929</subfield>
</datafield>
<datafield ind1="8" ind2=" " tag="024">
<subfield code="a">10.1109/TVLSI.2018.2881249</subfield>
</datafield>
<datafield ind1=" " ind2=" " tag="653">
<subfield code="a">Class-AB current mirror</subfield>
</datafield>
<datafield ind1=" " ind2=" " tag="653">
<subfield code="a">Capacitance multiplier</subfield>
</datafield>
<datafield ind1=" " ind2=" " tag="653">
<subfield code="a">Low supply voltage</subfield>
</datafield>
<datafield ind1=" " ind2=" " tag="653">
<subfield code="a">Precision rectifiers</subfield>
</datafield>
<datafield ind1="0" ind2="0" tag="245">
<subfield code="a">±0.25 V Class-AB CMOS capacitance multiplier and precision rectifiers</subfield>
</datafield>
</record>
<?xml version="1.0" encoding="UTF-8" ?>
<mets ID=" DSpace_ITEM_2454-41929" OBJID=" hdl:2454/41929" PROFILE="DSpace METS SIP Profile 1.0" TYPE="DSpace ITEM" schemaLocation="http://www.loc.gov/METS/ http://www.loc.gov/standards/mets/mets.xsd">
<metsHdr CREATEDATE="2023-08-07T15:57:50Z">
<agent ROLE="CUSTODIAN" TYPE="ORGANIZATION">
<name>Academica-e</name>
</agent>
</metsHdr>
<dmdSec ID="DMD_2454_41929">
<mdWrap MDTYPE="MODS">
<xmlData schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-1.xsd">
<mods:mods schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-1.xsd">
<mods:name>
<mods:role>
<mods:roleTerm type="text">department</mods:roleTerm>
</mods:role>
<mods:namePart>Universidad Pública de Navarra. Departamento de Ingeniería Eléctrica y Electrónica</mods:namePart>
</mods:name>
<mods:name>
<mods:role>
<mods:roleTerm type="text">department</mods:roleTerm>
</mods:role>
<mods:namePart>Nafarroako Unibertsitate Publikoa. Ingeniaritza Elektrikoa, Elektronikoa eta Telekomunikazio Ingeniaritza Saila</mods:namePart>
</mods:name>
<mods:originInfo>
<mods:dateIssued encoding="iso8601">2019</mods:dateIssued>
</mods:originInfo>
<mods:identifier type="citation">S. Pourashraf, J. Ramírez-Angulo, J. M. Hinojo Montero, R. González-Carvajal and A. J. Lopez-Martin, "±0.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 4, pp. 830-842, April 2019, doi: 10.1109/TVLSI.2018.2881249.</mods:identifier>
<mods:identifier type="issn">1557-9999</mods:identifier>
<mods:identifier type="uri">https://hdl.handle.net/2454/41929</mods:identifier>
<mods:identifier type="doi">10.1109/TVLSI.2018.2881249</mods:identifier>
<mods:abstract>Reduction of minimum supply requirements is a crucial aspect to decrease the power consumption in VLSI systems. A high performance capacitance multiplier able to operate with supplies as low as ±0.25 V is presented. It is based on adaptively biased class-AB current mirrors which provide high current efficiency. Measurement results of a factor 11 capacitance multiplier fabricated in 180 nm CMOS technology verify theoretical claims. Moreover, low-voltage precision rectifiers based on the same class-AB current mirrors are designed and fabricated in the same CMOS process. They generate output currents over 100 times larger than the quiescent current. Both proposed circuits have 300 nW static power dissipation when operating with ±0.25 V supplies.</mods:abstract>
<mods:language>
<mods:languageTerm authority="rfc3066">eng</mods:languageTerm>
</mods:language>
<mods:accessCondition type="useAndReproduction">© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other work.</mods:accessCondition>
<mods:subject>
<mods:topic>Class-AB current mirror</mods:topic>
</mods:subject>
<mods:subject>
<mods:topic>Capacitance multiplier</mods:topic>
</mods:subject>
<mods:subject>
<mods:topic>Low supply voltage</mods:topic>
</mods:subject>
<mods:subject>
<mods:topic>Precision rectifiers</mods:topic>
</mods:subject>
<mods:titleInfo>
<mods:title>±0.25 V Class-AB CMOS capacitance multiplier and precision rectifiers</mods:title>
</mods:titleInfo>
<mods:genre>Artículo / Artikulua</mods:genre>
</mods:mods>
</xmlData>
</mdWrap>
</dmdSec>
<amdSec ID="TMD_2454_41929">
<rightsMD ID="RIG_2454_41929">
<mdWrap MDTYPE="OTHER" MIMETYPE="text/plain" OTHERMDTYPE="DSpaceDepositLicense">
<binData>TElDRU5DSUEgREUgRElTVFJJQlVDScOTTiBOTyBFWENMVVNJVkEKCkFsIGZpcm1hciB5IHJlbWl0aXIgZXN0YSBsaWNlbmNpYSwgdXN0ZWQgKGVsIGF1dG9yL2VzIG8gZWwgcHJvcGlldGFyaW8gZGUgbG9zIGRlcmVjaG9zIGRlIGF1dG9yKSBjb25jZWRlIGEgbGEgVW5pdmVyc2lkYWQgUMO6YmxpY2EgZGUgTmF2YXJyYSBlbCBkZXJlY2hvIG5vIGV4Y2x1c2l2byBhIHJldXRpbGl6YXIsIHRyYXNmb3JtYXIgKGVuIGxvcyB0w6lybWlub3MgZGVmaW5pZG9zIG3DoXMgYWRlbGFudGUpIHkvbyBhIGRpc3RyaWJ1aXIgZWwgZG9jdW1lbnRvIHF1ZSBsYSBhY29tcGHDsWEgKGluY2x1eWVuZG8gZWwgcmVzdW1lbikgZW4gZm9ybWF0byBpbXByZXNvIG8gZWxlY3Ryw7NuaWNvIHkgZW4gY3VhbHF1aWVyIG90cm8sIGNvbW8gcG9yIGVqZW1wbG8sIGF1ZGlvIG8gdsOtZGVvLgoKQWNlcHRhIHF1ZSBsYSBVbml2ZXJzaWRhZCBQw7pibGljYSBkZSBOYXZhcnJhIHB1ZWRhLCBzaW4gbW9kaWZpY2FyIGVsIGNvbnRlbmlkbyBkZWwgZG9jdW1lbnRvLCB0cmFuc2Zvcm1hcmxvIGEgY3VhbHF1aWVyIHNvcG9ydGUgbyBmb3JtYXRvIGNvbiBmaW5lcyBkZSBwcmVzZXJ2YWNpw7NuLgoKVGFtYmnDqW4gYWNlcHRhIHF1ZSBsYSBVbml2ZXJzaWRhZCBQw7pibGljYSBkZSBOYXZhcnJhIHB1ZWRhIGd1YXJkYXIgbcOhcyBkZSB1bmEgY29waWEgZGUgw6lsIGNvbiBmaW5lcyBkZSBzZWd1cmlkYWQgeSBwcmVzZXJ2YWNpw7NuLiAKCk1hbmlmaWVzdGEgcXVlIGVzdGUgZG9jdW1lbnRvIGVzIG9icmEgb3JpZ2luYWwgc3V5YSB5IHF1ZSB0aWVuZSBkZXJlY2hvIGEgY2VkZXIgbG9zIGRlcmVjaG9zIHF1ZSBzZSBleHByZXNhbiBlbiBlc3RhIGxpY2VuY2lhLiBUYW1iacOpbiBtYW5pZmllc3RhIHF1ZSwgaGFzdGEgZG9uZGUgc2FiZSwgbm8gaW5mcmluZ2UgbG9zIGRlcmVjaG9zIGRlIGF1dG9yIGRlIG90cm9zLiAKClNpIGVzdGUgZG9jdW1lbnRvIGNvbnRpZW5lIG1hdGVyaWFsIHNvYnJlIGVsIHF1ZSB1c3RlZCBubyB0aWVuZSBkZXJlY2hvcyBkZSBhdXRvciwgbWFuaWZpZXN0YSBxdWUgaGEgb2J0ZW5pZG8gZWwgcGVybWlzbyBzaW4gcmVzdHJpY2Npb25lcyBkZWwgcHJvcGlldGFyaW8gZGUgbG9zIGRlcmVjaG9zIGRlIGF1dG9yIHBhcmEgY2VkZXIgYSBsYSBVbml2ZXJzaWRhZCBQw7pibGljYSBkZSBOYXZhcnJhIGxvcyBkZXJlY2hvcyBleGlnaWRvcyBwb3IgZXN0YSBsaWNlbmNpYSB5IHF1ZSBlbCBtYXRlcmlhbCBwZXJ0ZW5lY2llbnRlIGEgdGVyY2Vyb3MgZXN0w6EgY2xhcmFtZW50ZSBpZGVudGlmaWNhZG8geSByZWNvbm9jaWRvIGRlbnRybyBkZWwgdGV4dG8gbyBlbCBjb250ZW5pZG8gZGUgZXN0ZSBkb2N1bWVudG8uIAoKU2kgZXN0ZSBkb2N1bWVudG8gZXN0w6EgYmFzYWRvIGVuIHVuYSBvYnJhIHF1ZSBoYSBzaWRvIHBhdHJvY2luYWRhIG8gcHJvbW92aWRhIHBvciB1biBvcmdhbmlzbW8gZGlzdGludG8gZGUgbGEgVW5pdmVyc2lkYWQgUMO6YmxpY2EgZGUgTmF2YXJyYSwgdXN0ZWQgYWNlcHRhIHF1ZSBoYSBzYXRpc2ZlY2hvIGN1YWxxdWllciBkZXJlY2hvIGRlIHJldmlzacOzbiB5IGRlbcOhcyBvYmxpZ2FjaW9uZXMgZXhpZ2lkYXMgcG9yIGRpY2hvIGNvbnRyYXRvIG8gYWN1ZXJkby4KCkxhIFVuaXZlcnNpZGFkIFDDumJsaWNhIGRlIE5hdmFycmEgaWRlbnRpZmljYXLDoSBjbGFyYW1lbnRlIHN1KHMpIG5vbWJyZShzKSBjb21vIGF1dG9yKGVzKSBvIHByb3BpZXRhcmlvKHMpIGRlIGVzdGUgZG9jdW1lbnRvIHkgbm8gaGFyw6EgY2FtYmlvcyBxdWUgbm8gc2VhbiBsb3MgcGVybWl0aWRvcyBwb3IgZXN0YSBsaWNlbmNpYS4KCg==</binData>
</mdWrap>
</rightsMD>
</amdSec>
<amdSec ID="FO_2454_41929_3">
<techMD ID="TECH_O_2454_41929_3">
<mdWrap MDTYPE="PREMIS">
<xmlData schemaLocation="http://www.loc.gov/standards/premis http://www.loc.gov/standards/premis/PREMIS-v1-0.xsd">
<premis:premis>
<premis:object>
<premis:objectIdentifier>
<premis:objectIdentifierType>URL</premis:objectIdentifierType>
<premis:objectIdentifierValue>https://academica-e.unavarra.es/xmlui/bitstream/2454/41929/3/Pourashraf_ClassCmos.pdf</premis:objectIdentifierValue>
</premis:objectIdentifier>
<premis:objectCategory>File</premis:objectCategory>
<premis:objectCharacteristics>
<premis:fixity>
<premis:messageDigestAlgorithm>MD5</premis:messageDigestAlgorithm>
<premis:messageDigest>4bc6ef57ed1fb775aa5f84d63d7754e1</premis:messageDigest>
</premis:fixity>
<premis:size>6428950</premis:size>
<premis:format>
<premis:formatDesignation>
<premis:formatName>application/pdf</premis:formatName>
</premis:formatDesignation>
</premis:format>
</premis:objectCharacteristics>
<premis:originalName>Pourashraf_ClassCmos.pdf</premis:originalName>
</premis:object>
</premis:premis>
</xmlData>
</mdWrap>
</techMD>
</amdSec>
<amdSec ID="FT_2454_41929_4">
<techMD ID="TECH_T_2454_41929_4">
<mdWrap MDTYPE="PREMIS">
<xmlData schemaLocation="http://www.loc.gov/standards/premis http://www.loc.gov/standards/premis/PREMIS-v1-0.xsd">
<premis:premis>
<premis:object>
<premis:objectIdentifier>
<premis:objectIdentifierType>URL</premis:objectIdentifierType>
<premis:objectIdentifierValue>https://academica-e.unavarra.es/xmlui/bitstream/2454/41929/4/Pourashraf_ClassCmos.pdf.txt</premis:objectIdentifierValue>
</premis:objectIdentifier>
<premis:objectCategory>File</premis:objectCategory>
<premis:objectCharacteristics>
<premis:fixity>
<premis:messageDigestAlgorithm>MD5</premis:messageDigestAlgorithm>
<premis:messageDigest>1115faa3b87cb136e4a0fcc292bdf133</premis:messageDigest>
</premis:fixity>
<premis:size>54684</premis:size>
<premis:format>
<premis:formatDesignation>
<premis:formatName>text/plain</premis:formatName>
</premis:formatDesignation>
</premis:format>
</premis:objectCharacteristics>
<premis:originalName>Pourashraf_ClassCmos.pdf.txt</premis:originalName>
</premis:object>
</premis:premis>
</xmlData>
</mdWrap>
</techMD>
</amdSec>
<fileSec>
<fileGrp USE="ORIGINAL">
<file ADMID="FO_2454_41929_3" CHECKSUM="4bc6ef57ed1fb775aa5f84d63d7754e1" CHECKSUMTYPE="MD5" GROUPID="GROUP_BITSTREAM_2454_41929_3" ID="BITSTREAM_ORIGINAL_2454_41929_3" MIMETYPE="application/pdf" SEQ="3" SIZE="6428950">
</file>
</fileGrp>
<fileGrp USE="TEXT">
<file ADMID="FT_2454_41929_4" CHECKSUM="1115faa3b87cb136e4a0fcc292bdf133" CHECKSUMTYPE="MD5" GROUPID="GROUP_BITSTREAM_2454_41929_4" ID="BITSTREAM_TEXT_2454_41929_4" MIMETYPE="text/plain" SEQ="4" SIZE="54684">
</file>
</fileGrp>
</fileSec>
<structMap LABEL="DSpace Object" TYPE="LOGICAL">
<div ADMID="DMD_2454_41929" TYPE="DSpace Object Contents">
<div TYPE="DSpace BITSTREAM">
</div>
</div>
</structMap>
</mets>
<?xml version="1.0" encoding="UTF-8" ?>
<mods:mods schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-1.xsd">
<mods:originInfo>
<mods:dateIssued encoding="iso8601">2019</mods:dateIssued>
</mods:originInfo>
<mods:identifier type="citation">S. Pourashraf, J. Ramírez-Angulo, J. M. Hinojo Montero, R. González-Carvajal and A. J. Lopez-Martin, "±0.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 4, pp. 830-842, April 2019, doi: 10.1109/TVLSI.2018.2881249.</mods:identifier>
<mods:identifier type="issn">1557-9999</mods:identifier>
<mods:identifier type="uri">https://hdl.handle.net/2454/41929</mods:identifier>
<mods:identifier type="doi">10.1109/TVLSI.2018.2881249</mods:identifier>
<mods:abstract>Reduction of minimum supply requirements is a crucial aspect to decrease the power consumption in VLSI systems. A high performance capacitance multiplier able to operate with supplies as low as ±0.25 V is presented. It is based on adaptively biased class-AB current mirrors which provide high current efficiency. Measurement results of a factor 11 capacitance multiplier fabricated in 180 nm CMOS technology verify theoretical claims. Moreover, low-voltage precision rectifiers based on the same class-AB current mirrors are designed and fabricated in the same CMOS process. They generate output currents over 100 times larger than the quiescent current. Both proposed circuits have 300 nW static power dissipation when operating with ±0.25 V supplies.</mods:abstract>
<mods:language>
<mods:languageTerm>eng</mods:languageTerm>
</mods:language>
<mods:accessCondition type="useAndReproduction">Acceso abierto / Sarbide irekia</mods:accessCondition>
<mods:accessCondition type="useAndReproduction">info:eu-repo/semantics/openAccess</mods:accessCondition>
<mods:accessCondition type="useAndReproduction">© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other work.</mods:accessCondition>
<mods:subject>
<mods:topic>Class-AB current mirror</mods:topic>
</mods:subject>
<mods:subject>
<mods:topic>Capacitance multiplier</mods:topic>
</mods:subject>
<mods:subject>
<mods:topic>Low supply voltage</mods:topic>
</mods:subject>
<mods:subject>
<mods:topic>Precision rectifiers</mods:topic>
</mods:subject>
<mods:titleInfo>
<mods:title>±0.25 V Class-AB CMOS capacitance multiplier and precision rectifiers</mods:title>
</mods:titleInfo>
<mods:genre>Artículo / Artikulua</mods:genre>
<mods:genre>info:eu-repo/semantics/article</mods:genre>
</mods:mods>
<?xml version="1.0" encoding="UTF-8" ?>
<oaire:record schemaLocation="http://namespace.openaire.eu/schema/oaire/">
<datacite:titles>
<datacite:title>±0.25 V Class-AB CMOS capacitance multiplier and precision rectifiers</datacite:title>
</datacite:titles>
<datacite:creators>
<datacite:creator>
<datacite:creatorName>Pourashraf, Shirin</datacite:creatorName>
</datacite:creator>
<datacite:creator>
<datacite:creatorName>Ramírez-Angulo, Jaime</datacite:creatorName>
</datacite:creator>
<datacite:creator>
<datacite:creatorName>Hinojo Montero, José María</datacite:creatorName>
</datacite:creator>
<datacite:creator>
<datacite:creatorName>González Carvajal, Ramón</datacite:creatorName>
</datacite:creator>
<datacite:creator>
<datacite:creatorName>López Martín, Antonio</datacite:creatorName>
<datacite:affiliation>Universidad Pública de Navarra / Nafarroako Unibertsitate Publikoa</datacite:affiliation>
<datacite:nameIdentifier nameIdentifierScheme="ORCID" schemeURI="https://orcid.org">0000-0001-7629-0305</datacite:nameIdentifier>
</datacite:creator>
</datacite:creators>
<datacite:contributors>
<datacite:contributor contributorType="ResearchGroup">
<datacite:contributorName nameType="Organizational">Universidad Pública de Navarra. Departamento de Ingeniería Eléctrica y Electrónica</datacite:contributorName>
</datacite:contributor>
<datacite:contributor contributorType="ResearchGroup">
<datacite:contributorName nameType="Organizational">Nafarroako Unibertsitate Publikoa. Ingeniaritza Elektrikoa, Elektronikoa eta Telekomunikazio Ingeniaritza Saila</datacite:contributorName>
</datacite:contributor>
</datacite:contributors>
<oaire:fundingReferences>
<oaire:fundingReference>
<oaire:funderName>AEI</oaire:funderName>
<oaire:funderStream>Plan Estatal de Investigación Científica y Técnica y de Innovación 2013-2016</oaire:funderStream>
<oaire:awardNumber>TEC2016-80396-C2</oaire:awardNumber>
</oaire:fundingReference>
</oaire:fundingReferences>
<datacite:subject>Class-AB current mirror</datacite:subject>
<datacite:subject>Capacitance multiplier</datacite:subject>
<datacite:subject>Low supply voltage</datacite:subject>
<datacite:subject>Precision rectifiers</datacite:subject>
<dc:description>Reduction of minimum supply requirements is a crucial aspect to decrease the power consumption in VLSI systems. A high performance capacitance multiplier able to operate with supplies as low as ±0.25 V is presented. It is based on adaptively biased class-AB current mirrors which provide high current efficiency. Measurement results of a factor 11 capacitance multiplier fabricated in 180 nm CMOS technology verify theoretical claims. Moreover, low-voltage precision rectifiers based on the same class-AB current mirrors are designed and fabricated in the same CMOS process. They generate output currents over 100 times larger than the quiescent current. Both proposed circuits have 300 nW static power dissipation when operating with ±0.25 V supplies.</dc:description>
<dc:description>This work was supported by the Spanish National Research Agency under Grant TEC2016-80396-C2 (AEI/FEDER)</dc:description>
<datacite:date dateType="Issued">2019</datacite:date>
<oaire:resourceType resourceTypeGeneral="literature" uri="http://purl.org/coar/resource_type/c_6501">article</oaire:resourceType>
<oaire:version uri="http://purl.org/coar/version/c_ab4af688f83e57aa">AM</oaire:version>
<datacite:identifier>https://hdl.handle.net/2454/41929</datacite:identifier>
<datacite:alternateIdentifiers>
<datacite:alternateIdentifier alternateIdentifierType="ISSN">1557-9999</datacite:alternateIdentifier>
<datacite:alternateIdentifier alternateIdentifierType="DOI">10.1109/TVLSI.2018.2881249</datacite:alternateIdentifier>
</datacite:alternateIdentifiers>
<dc:language>eng</dc:language>
<dc:rights>© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other work.</dc:rights>
<datacite:rights rightsURI="http://purl.org/coar/access_right/c_abf2">open access</datacite:rights>
<dc:format>application/pdf</dc:format>
<dc:publisher>IEEE</dc:publisher>
<oaire:file>https://academica-e.unavarra.es/xmlui/bitstream/2454/41929/3/Pourashraf_ClassCmos.pdf</oaire:file>
</oaire:record>
<?xml version="1.0" encoding="UTF-8" ?>
<atom:entry schemaLocation="http://www.w3.org/2005/Atom http://www.kbcafe.com/rss/atom.xsd.xml">
<atom:id>https://hdl.handle.net/2454/41929/ore.xml</atom:id>
<atom:source>
<atom:generator>Academica-e</atom:generator>
</atom:source>
<atom:title>±0.25 V Class-AB CMOS capacitance multiplier and precision rectifiers</atom:title>
<oreatom:triples>
<rdf:Description about="https://hdl.handle.net/2454/41929/ore.xml#atom">
</rdf:Description>
<rdf:Description about="https://academica-e.unavarra.es/xmlui/bitstream/2454/41929/2/license.txt">
<dcterms:description>LICENSE</dcterms:description>
</rdf:Description>
<rdf:Description about="https://academica-e.unavarra.es/xmlui/bitstream/2454/41929/3/Pourashraf_ClassCmos.pdf">
<dcterms:description>ORIGINAL</dcterms:description>
</rdf:Description>
<rdf:Description about="https://academica-e.unavarra.es/xmlui/bitstream/2454/41929/4/Pourashraf_ClassCmos.pdf.txt">
<dcterms:description>TEXT</dcterms:description>
</rdf:Description>
<rdf:Description about="https://academica-e.unavarra.es/xmlui/bitstream/2454/41929/5/Pourashraf_ClassCmos.pdf.jpg">
<dcterms:description>THUMBNAIL</dcterms:description>
</rdf:Description>
</oreatom:triples>
</atom:entry>
<?xml version="1.0" encoding="UTF-8" ?>
<qdc:qualifieddc schemaLocation="http://purl.org/dc/elements/1.1/ http://dublincore.org/schemas/xmls/qdc/2006/01/06/dc.xsd http://purl.org/dc/terms/ http://dublincore.org/schemas/xmls/qdc/2006/01/06/dcterms.xsd http://dspace.org/qualifieddc/ http://www.ukoln.ac.uk/metadata/dcmi/xmlschema/qualifieddc.xsd">
<dc:title>±0.25 V Class-AB CMOS capacitance multiplier and precision rectifiers</dc:title>
<dc:creator>Pourashraf, Shirin</dc:creator>
<dc:creator>Ramírez-Angulo, Jaime</dc:creator>
<dc:creator>Hinojo Montero, José María</dc:creator>
<dc:creator>González Carvajal, Ramón</dc:creator>
<dc:creator>López Martín, Antonio</dc:creator>
<dc:contributor>Universidad Pública de Navarra. Departamento de Ingeniería Eléctrica y Electrónica</dc:contributor>
<dc:contributor>Nafarroako Unibertsitate Publikoa. Ingeniaritza Elektrikoa, Elektronikoa eta Telekomunikazio Ingeniaritza Saila</dc:contributor>
<dc:subject>Class-AB current mirror</dc:subject>
<dc:subject>Capacitance multiplier</dc:subject>
<dc:subject>Low supply voltage</dc:subject>
<dc:subject>Precision rectifiers</dc:subject>
<dcterms:abstract>Reduction of minimum supply requirements is a crucial aspect to decrease the power consumption in VLSI systems. A high performance capacitance multiplier able to operate with supplies as low as ±0.25 V is presented. It is based on adaptively biased class-AB current mirrors which provide high current efficiency. Measurement results of a factor 11 capacitance multiplier fabricated in 180 nm CMOS technology verify theoretical claims. Moreover, low-voltage precision rectifiers based on the same class-AB current mirrors are designed and fabricated in the same CMOS process. They generate output currents over 100 times larger than the quiescent current. Both proposed circuits have 300 nW static power dissipation when operating with ±0.25 V supplies.</dcterms:abstract>
<dcterms:issued>2019</dcterms:issued>
<dc:type>Artículo / Artikulua</dc:type>
<dc:type>info:eu-repo/semantics/article</dc:type>
<dc:identifier>S. Pourashraf, J. Ramírez-Angulo, J. M. Hinojo Montero, R. González-Carvajal and A. J. Lopez-Martin, "±0.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 4, pp. 830-842, April 2019, doi: 10.1109/TVLSI.2018.2881249.</dc:identifier>
<dc:identifier>1557-9999</dc:identifier>
<dc:identifier>https://hdl.handle.net/2454/41929</dc:identifier>
<dc:identifier>10.1109/TVLSI.2018.2881249</dc:identifier>
<dc:language>eng</dc:language>
<dc:relation>IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, NO. 4, april 2019</dc:relation>
<dc:relation>info:eu-repo/grantAgreement/AEI/Plan Estatal de Investigación Científica y Técnica y de Innovación 2013-2016/TEC2016-80396-C2</dc:relation>
<dc:relation>http://doi.org/10.1109/TVLSI.2018.2881249</dc:relation>
<dc:rights>Acceso abierto / Sarbide irekia</dc:rights>
<dc:rights>info:eu-repo/semantics/openAccess</dc:rights>
<dc:rights>© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other work.</dc:rights>
<dc:publisher>IEEE</dc:publisher>
</qdc:qualifieddc>
<?xml version="1.0" encoding="UTF-8" ?>
<rdf:RDF schemaLocation="http://www.openarchives.org/OAI/2.0/rdf/ http://www.openarchives.org/OAI/2.0/rdf.xsd">
<ow:Publication about="oai:academica-e.unavarra.es:2454/41929">
<dc:title>±0.25 V Class-AB CMOS capacitance multiplier and precision rectifiers</dc:title>
<dc:contributor>Universidad Pública de Navarra. Departamento de Ingeniería Eléctrica y Electrónica</dc:contributor>
<dc:contributor>Nafarroako Unibertsitate Publikoa. Ingeniaritza Elektrikoa, Elektronikoa eta Telekomunikazio Ingeniaritza Saila</dc:contributor>
<dc:subject>Class-AB current mirror</dc:subject>
<dc:subject>Capacitance multiplier</dc:subject>
<dc:subject>Low supply voltage</dc:subject>
<dc:subject>Precision rectifiers</dc:subject>
<dc:description>Reduction of minimum supply requirements is a crucial aspect to decrease the power consumption in VLSI systems. A high performance capacitance multiplier able to operate with supplies as low as ±0.25 V is presented. It is based on adaptively biased class-AB current mirrors which provide high current efficiency. Measurement results of a factor 11 capacitance multiplier fabricated in 180 nm CMOS technology verify theoretical claims. Moreover, low-voltage precision rectifiers based on the same class-AB current mirrors are designed and fabricated in the same CMOS process. They generate output currents over 100 times larger than the quiescent current. Both proposed circuits have 300 nW static power dissipation when operating with ±0.25 V supplies.</dc:description>
<dc:date>2019</dc:date>
<dc:type>Artículo / Artikulua</dc:type>
<dc:type>info:eu-repo/semantics/article</dc:type>
<dc:identifier>S. Pourashraf, J. Ramírez-Angulo, J. M. Hinojo Montero, R. González-Carvajal and A. J. Lopez-Martin, "±0.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 4, pp. 830-842, April 2019, doi: 10.1109/TVLSI.2018.2881249.</dc:identifier>
<dc:identifier>1557-9999</dc:identifier>
<dc:identifier>https://hdl.handle.net/2454/41929</dc:identifier>
<dc:identifier>10.1109/TVLSI.2018.2881249</dc:identifier>
<dc:language>eng</dc:language>
<dc:relation>IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, NO. 4, april 2019</dc:relation>
<dc:relation>info:eu-repo/grantAgreement/AEI/Plan Estatal de Investigación Científica y Técnica y de Innovación 2013-2016/TEC2016-80396-C2</dc:relation>
<dc:relation>http://doi.org/10.1109/TVLSI.2018.2881249</dc:relation>
<dc:rights>Acceso abierto / Sarbide irekia</dc:rights>
<dc:rights>info:eu-repo/semantics/openAccess</dc:rights>
<dc:rights>© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other work.</dc:rights>
<dc:publisher>IEEE</dc:publisher>
</ow:Publication>
</rdf:RDF>
<?xml version="1.0" encoding="UTF-8" ?>
<metadata schemaLocation="http://www.lyncode.com/xoai http://www.lyncode.com/xsd/xoai.xsd">
<element name="dc">
<element name="creator">
<element name="es_ES">
<field name="value">Pourashraf, Shirin</field>
<field name="authority">a03e2433-bd2e-4b8a-be1c-50de5abe0656</field>
<field name="value">Ramírez-Angulo, Jaime</field>
<field name="authority">7baf84b4-e4f3-47e0-84e2-5390ce35b9d3</field>
<field name="value">Hinojo Montero, José María</field>
<field name="authority">6c1b94b0-f2e5-45a8-b484-d0d6b8fbad41</field>
<field name="value">González Carvajal, Ramón</field>
<field name="authority">e6001596-916a-4478-a6bb-7b55e3639ede</field>
<field name="value">López Martín, Antonio</field>
<field name="authority">2254--0000-0001-7629-0305</field>
<field name="confidence">600</field>
</element>
</element>
<element name="date">
<element name="issued">
<element name="none">
<field name="value">2019</field>
</element>
</element>
</element>
<element name="identifier">
<element name="citation">
<element name="en">
<field name="value">S. Pourashraf, J. Ramírez-Angulo, J. M. Hinojo Montero, R. González-Carvajal and A. J. Lopez-Martin, "±0.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 4, pp. 830-842, April 2019, doi: 10.1109/TVLSI.2018.2881249.</field>
</element>
</element>
<element name="issn">
<element name="none">
<field name="value">1557-9999</field>
</element>
</element>
<element name="uri">
<element name="none">
<field name="value">https://hdl.handle.net/2454/41929</field>
</element>
</element>
<element name="doi">
<element name="none">
<field name="value">10.1109/TVLSI.2018.2881249</field>
</element>
</element>
</element>
<element name="description">
<element name="abstract">
<element name="en">
<field name="value">Reduction of minimum supply requirements is a crucial aspect to decrease the power consumption in VLSI systems. A high performance capacitance multiplier able to operate with supplies as low as ±0.25 V is presented. It is based on adaptively biased class-AB current mirrors which provide high current efficiency. Measurement results of a factor 11 capacitance multiplier fabricated in 180 nm CMOS technology verify theoretical claims. Moreover, low-voltage precision rectifiers based on the same class-AB current mirrors are designed and fabricated in the same CMOS process. They generate output currents over 100 times larger than the quiescent current. Both proposed circuits have 300 nW static power dissipation when operating with ±0.25 V supplies.</field>
</element>
</element>
<element name="provenance">
<element name="en">
<field name="value">Submitted by ANTONIO JESUS LOPEZ MARTIN (antonio.lopez@unavarra.es) on 2022-01-24T15:14:43Z No. of bitstreams: 1 08573900Shirin.pdf: 6357530 bytes, checksum: 26793c45fb8b2f5003936dd42f374956 (MD5)</field>
<field name="value">Made available in DSpace on 2022-01-24T15:14:43Z (GMT). No. of bitstreams: 1 08573900Shirin.pdf: 6357530 bytes, checksum: 26793c45fb8b2f5003936dd42f374956 (MD5) Previous issue date: 2019</field>
</element>
</element>
<element name="sponsorship">
<element name="en">
<field name="value">This work was supported by the Spanish National Research Agency under Grant TEC2016-80396-C2 (AEI/FEDER)</field>
</element>
</element>
</element>
<element name="format">
<element name="mimetype">
<element name="en">
<field name="value">application/pdf</field>
</element>
</element>
</element>
<element name="language">
<element name="iso">
<element name="en">
<field name="value">eng</field>
</element>
</element>
</element>
<element name="publisher">
<element name="en">
<field name="value">IEEE</field>
</element>
</element>
<element name="relation">
<element name="ispartof">
<element name="eng">
<field name="value">IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, NO. 4, april 2019</field>
</element>
</element>
<element name="projectID">
<element name="en">
<field name="value">info:eu-repo/grantAgreement/AEI/Plan Estatal de Investigación Científica y Técnica y de Innovación 2013-2016/TEC2016-80396-C2</field>
</element>
</element>
<element name="publisherversion">
<element name="none">
<field name="value">http://doi.org/10.1109/TVLSI.2018.2881249</field>
</element>
</element>
</element>
<element name="rights">
<element name="en">
<field name="value">© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other work.</field>
</element>
<element name="accessRights">
<element name="es">
<field name="value">Acceso abierto / Sarbide irekia</field>
</element>
<element name="en">
<field name="value">info:eu-repo/semantics/openAccess</field>
</element>
</element>
</element>
<element name="subject">
<element name="en">
<field name="value">Class-AB current mirror</field>
<field name="value">Capacitance multiplier</field>
<field name="value">Low supply voltage</field>
<field name="value">Precision rectifiers</field>
</element>
</element>
<element name="title">
<element name="en">
<field name="value">±0.25 V Class-AB CMOS capacitance multiplier and precision rectifiers</field>
</element>
</element>
<element name="type">
<element name="es">
<field name="value">Artículo / Artikulua</field>
</element>
<element name="en">
<field name="value">info:eu-repo/semantics/article</field>
</element>
<element name="version">
<element name="es">
<field name="value">Versión aceptada / Onetsi den bertsioa</field>
</element>
<element name="en">
<field name="value">info:eu-repo/semantics/acceptedVersion</field>
</element>
</element>
</element>
<element name="contributor">
<element name="department">
<element name="es_ES">
<field name="value">Universidad Pública de Navarra. Departamento de Ingeniería Eléctrica y Electrónica</field>
</element>
<element name="eu">
<field name="value">Nafarroako Unibertsitate Publikoa. Ingeniaritza Elektrikoa, Elektronikoa eta Telekomunikazio Ingeniaritza Saila</field>
</element>
</element>
</element>
</element>
<element name="bundles">
<element name="bundle">
<field name="name">LICENSE</field>
<element name="bitstreams">
<element name="bitstream">
<field name="name">license.txt</field>
<field name="originalName">license.txt</field>
<field name="format">text/plain; charset=utf-8</field>
<field name="size">1822</field>
<field name="url">https://academica-e.unavarra.es/xmlui/bitstream/2454/41929/2/license.txt</field>
<field name="checksum">f1b158a779256515758998ebbe33410f</field>
<field name="checksumAlgorithm">MD5</field>
<field name="sid">2</field>
</element>
</element>
</element>
<element name="bundle">
<field name="name">ORIGINAL</field>
<element name="bitstreams">
<element name="bitstream">
<field name="name">Pourashraf_ClassCmos.pdf</field>
<field name="originalName">Pourashraf_ClassCmos.pdf</field>
<field name="format">application/pdf</field>
<field name="size">6428950</field>
<field name="url">https://academica-e.unavarra.es/xmlui/bitstream/2454/41929/3/Pourashraf_ClassCmos.pdf</field>
<field name="checksum">4bc6ef57ed1fb775aa5f84d63d7754e1</field>
<field name="checksumAlgorithm">MD5</field>
<field name="sid">3</field>
</element>
</element>
</element>
<element name="bundle">
<field name="name">TEXT</field>
<element name="bitstreams">
<element name="bitstream">
<field name="name">Pourashraf_ClassCmos.pdf.txt</field>
<field name="originalName">Pourashraf_ClassCmos.pdf.txt</field>
<field name="description">Extracted text</field>
<field name="format">text/plain</field>
<field name="size">54684</field>
<field name="url">https://academica-e.unavarra.es/xmlui/bitstream/2454/41929/4/Pourashraf_ClassCmos.pdf.txt</field>
<field name="checksum">1115faa3b87cb136e4a0fcc292bdf133</field>
<field name="checksumAlgorithm">MD5</field>
<field name="sid">4</field>
</element>
</element>
</element>
<element name="bundle">
<field name="name">THUMBNAIL</field>
<element name="bitstreams">
<element name="bitstream">
<field name="name">Pourashraf_ClassCmos.pdf.jpg</field>
<field name="originalName">Pourashraf_ClassCmos.pdf.jpg</field>
<field name="description">IM Thumbnail</field>
<field name="format">image/jpeg</field>
<field name="size">8172</field>
<field name="url">https://academica-e.unavarra.es/xmlui/bitstream/2454/41929/5/Pourashraf_ClassCmos.pdf.jpg</field>
<field name="checksum">9165ac376ebd52a59f7f896e51540368</field>
<field name="checksumAlgorithm">MD5</field>
<field name="sid">5</field>
</element>
</element>
</element>
</element>
<element name="others">
<field name="handle">2454/41929</field>
<field name="identifier">oai:academica-e.unavarra.es:2454/41929</field>
<field name="lastModifyDate">2023-01-18 11:34:08.329</field>
</element>
<element name="repository">
<field name="name">Academica-e</field>
<field name="mail">academica-e@unavarra.es</field>
</element>
<element name="license">
<field name="bin">TElDRU5DSUEgREUgRElTVFJJQlVDScOTTiBOTyBFWENMVVNJVkEKCkFsIGZpcm1hciB5IHJlbWl0aXIgZXN0YSBsaWNlbmNpYSwgdXN0ZWQgKGVsIGF1dG9yL2VzIG8gZWwgcHJvcGlldGFyaW8gZGUgbG9zIGRlcmVjaG9zIGRlIGF1dG9yKSBjb25jZWRlIGEgbGEgVW5pdmVyc2lkYWQgUMO6YmxpY2EgZGUgTmF2YXJyYSBlbCBkZXJlY2hvIG5vIGV4Y2x1c2l2byBhIHJldXRpbGl6YXIsIHRyYXNmb3JtYXIgKGVuIGxvcyB0w6lybWlub3MgZGVmaW5pZG9zIG3DoXMgYWRlbGFudGUpIHkvbyBhIGRpc3RyaWJ1aXIgZWwgZG9jdW1lbnRvIHF1ZSBsYSBhY29tcGHDsWEgKGluY2x1eWVuZG8gZWwgcmVzdW1lbikgZW4gZm9ybWF0byBpbXByZXNvIG8gZWxlY3Ryw7NuaWNvIHkgZW4gY3VhbHF1aWVyIG90cm8sIGNvbW8gcG9yIGVqZW1wbG8sIGF1ZGlvIG8gdsOtZGVvLgoKQWNlcHRhIHF1ZSBsYSBVbml2ZXJzaWRhZCBQw7pibGljYSBkZSBOYXZhcnJhIHB1ZWRhLCBzaW4gbW9kaWZpY2FyIGVsIGNvbnRlbmlkbyBkZWwgZG9jdW1lbnRvLCB0cmFuc2Zvcm1hcmxvIGEgY3VhbHF1aWVyIHNvcG9ydGUgbyBmb3JtYXRvIGNvbiBmaW5lcyBkZSBwcmVzZXJ2YWNpw7NuLgoKVGFtYmnDqW4gYWNlcHRhIHF1ZSBsYSBVbml2ZXJzaWRhZCBQw7pibGljYSBkZSBOYXZhcnJhIHB1ZWRhIGd1YXJkYXIgbcOhcyBkZSB1bmEgY29waWEgZGUgw6lsIGNvbiBmaW5lcyBkZSBzZWd1cmlkYWQgeSBwcmVzZXJ2YWNpw7NuLiAKCk1hbmlmaWVzdGEgcXVlIGVzdGUgZG9jdW1lbnRvIGVzIG9icmEgb3JpZ2luYWwgc3V5YSB5IHF1ZSB0aWVuZSBkZXJlY2hvIGEgY2VkZXIgbG9zIGRlcmVjaG9zIHF1ZSBzZSBleHByZXNhbiBlbiBlc3RhIGxpY2VuY2lhLiBUYW1iacOpbiBtYW5pZmllc3RhIHF1ZSwgaGFzdGEgZG9uZGUgc2FiZSwgbm8gaW5mcmluZ2UgbG9zIGRlcmVjaG9zIGRlIGF1dG9yIGRlIG90cm9zLiAKClNpIGVzdGUgZG9jdW1lbnRvIGNvbnRpZW5lIG1hdGVyaWFsIHNvYnJlIGVsIHF1ZSB1c3RlZCBubyB0aWVuZSBkZXJlY2hvcyBkZSBhdXRvciwgbWFuaWZpZXN0YSBxdWUgaGEgb2J0ZW5pZG8gZWwgcGVybWlzbyBzaW4gcmVzdHJpY2Npb25lcyBkZWwgcHJvcGlldGFyaW8gZGUgbG9zIGRlcmVjaG9zIGRlIGF1dG9yIHBhcmEgY2VkZXIgYSBsYSBVbml2ZXJzaWRhZCBQw7pibGljYSBkZSBOYXZhcnJhIGxvcyBkZXJlY2hvcyBleGlnaWRvcyBwb3IgZXN0YSBsaWNlbmNpYSB5IHF1ZSBlbCBtYXRlcmlhbCBwZXJ0ZW5lY2llbnRlIGEgdGVyY2Vyb3MgZXN0w6EgY2xhcmFtZW50ZSBpZGVudGlmaWNhZG8geSByZWNvbm9jaWRvIGRlbnRybyBkZWwgdGV4dG8gbyBlbCBjb250ZW5pZG8gZGUgZXN0ZSBkb2N1bWVudG8uIAoKU2kgZXN0ZSBkb2N1bWVudG8gZXN0w6EgYmFzYWRvIGVuIHVuYSBvYnJhIHF1ZSBoYSBzaWRvIHBhdHJvY2luYWRhIG8gcHJvbW92aWRhIHBvciB1biBvcmdhbmlzbW8gZGlzdGludG8gZGUgbGEgVW5pdmVyc2lkYWQgUMO6YmxpY2EgZGUgTmF2YXJyYSwgdXN0ZWQgYWNlcHRhIHF1ZSBoYSBzYXRpc2ZlY2hvIGN1YWxxdWllciBkZXJlY2hvIGRlIHJldmlzacOzbiB5IGRlbcOhcyBvYmxpZ2FjaW9uZXMgZXhpZ2lkYXMgcG9yIGRpY2hvIGNvbnRyYXRvIG8gYWN1ZXJkby4KCkxhIFVuaXZlcnNpZGFkIFDDumJsaWNhIGRlIE5hdmFycmEgaWRlbnRpZmljYXLDoSBjbGFyYW1lbnRlIHN1KHMpIG5vbWJyZShzKSBjb21vIGF1dG9yKGVzKSBvIHByb3BpZXRhcmlvKHMpIGRlIGVzdGUgZG9jdW1lbnRvIHkgbm8gaGFyw6EgY2FtYmlvcyBxdWUgbm8gc2VhbiBsb3MgcGVybWl0aWRvcyBwb3IgZXN0YSBsaWNlbmNpYS4KCg==</field>
</element>
</metadata>